Meta Introduces MetaRoCE: Clean-Sheet RDMA for AI
Meta introduces MetaRoCE, a clean-sheet RDMA transport protocol built for AI workloads on large-scale Ethernet, debuting specifications via OCP in October 2026.

Stock photo for illustration only, not from the actual event
- Meta introduces MetaRoCE, a clean-sheet RDMA transport protocol designed for AI.
- Shifts sequencing and recovery to the NIC, treating the network fabric as lossy.
- Demonstrated higher throughput and lower completion times on a 64-node AMD cluster.
- Artifacts planned for release at the 2026 OCP Global Summit in October.
Meta has announced the introduction of MetaRoCE, a clean-sheet RDMA transport protocol purpose-built to handle artificial intelligence workloads on commodity Ethernet infrastructure. This design intentionally breaks away from standard RoCE assumptions, which typically expect the underlying network to deliver every single frame in exact order.
With Meta scaling its infrastructure clusters to hundreds of thousands of GPUs across multiple data centers and regions, the network consistently acts as a critical bottleneck during training steps. Collective operations such as all-reduce and all-to-all synchronize thousands of accelerators, meaning that the slowest data transfer sets the pace for the entire job execution.
The core innovation of MetaRoCE inverts traditional paradigms by moving endpoint intelligence and shifting packet ordering, path selection, and error recovery directly into the NIC. Instead of relying on priority-based flow control, the network fabric decomposes into fine-grained logical paths equipped with real-time telemetry.
"MetaRoCE maintains ~86% throughput at 1% packet loss and continues delivering useful bandwidth even at 10% loss rates, converging gracefully rather than collapsing."
MarkTechPost
Performance evaluations conducted on a 64-node AMD GPU cluster utilizing RCCL collectives demonstrated that MetaRoCE delivered superior throughput and lower flow completion times compared directly against RoCEv2. Multiplane validation across topologies of up to 4,000 concurrent connections confirmed that performance scales linearly.

Stock photo for illustration only, not from the actual event
The introduction of MetaRoCE highlights Meta's ongoing strategy to overcome traditional network limitations as AI clusters expand dramatically. By decentralizing error recovery and embedding intelligence directly into programmable network interface cards, Meta aims to build resilient, high-performance fabrics that prevent data center bottlenecks.
Regarding rollout timelines, Meta plans to release the specification, a DPDK-optimized software reference implementation, and a production compliance framework at the 2026 OCP Global Summit scheduled for October 2026. Hardware validation has successfully been proven using AMD Pensando programmable NICs.
Source: MarkTechPost
Found something wrong in this article? Report an issue with this article
Comments
Leave a Comment